• <wbr id="ecyfs"></wbr>
    <nav id="ecyfs"></nav>
  • <wbr id="ecyfs"><th id="ecyfs"></th></wbr>
    <var id="ecyfs"><listing id="ecyfs"></listing></var>
    <table id="ecyfs"><legend id="ecyfs"></legend></table>
    <sub id="ecyfs"></sub>
    <form id="ecyfs"><th id="ecyfs"></th></form><sub id="ecyfs"><listing id="ecyfs"></listing></sub>
  • Alert: Effective Wednesday, March 18, 2020, Ryerson University will be shifting to an essential services model on our campus

    Lev Kirischian

    Associate Professor

    Lev Kirischian received his BSc. and MASc. degrees in the Moscow Institute of Aviation Technology (MAI) with specialization in Aerospace Control Systems in 1978. He earned his Ph.D. degree in the area of Parallel and Reconfigurable Computing Systems at the Moscow Power Engineering Institute (MPEI) in 1985. Since 1978, he had been involved in R&D projects of the first Soviet reconfigurable supercomputers: PS-300 (1979), PS-2000 (1982), and PS-3000 (1984) as well as a pilot version of the control system M-64 (1985), for the new generation of Soviet nuclear power stations. Within the period of 1986-1995, he held a position of Professor at the Institute for Professional Development of Electrical Engineers, and was also Head of the R&D Department in Vetroen Corp., working in the area of high-performance industrial embedded systems.

    As of 1995 Lev Kirischian has worked in Canada . He was a member of the R&D group at Unique Broadband Systems (UBS Inc.), which developed the first Digital Audio Broadcasting (DAB) system in North America . In October 1997, this DAB system was installed on the CN-Tower. He joined Ryerson University in August of 1998 and currently holds a position of Associate Professor in the Department of Electrical and Computer Engineering. In 1999 he established the Laboratory of Embedded and Reconfigurable Systems for research and graduate studies purposes. He is a registered Professional Engineer of Ontario (P.Eng).


    • task-adaptive reconfigurable computing systems
    • automated architectural synthesis of data-flow parallel computers and FPGA-based stream processors